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Abstract
CMOS integrated circuits (ICs) operating in space or other radiation environments can suer from three dierent
reliability problems due to the radiation: total dose eects, dose rate eects, and single event eects. The two most
significant total-dose reliability problems are subthreshold, gate, end-around leakage current and threshold voltage
shift. This article documents the theory, design, implementation, and testing of new, second-layer polysilicon structures
that can compensate for radiation-induced, subthreshold, gate, end-around, leakage current. Second-layer polysilicon is
available in many commercial, bulk CMOS processes and is normally used for floating-gate devices, such as EEPROMs
and FPLAs, and charge-coupled devices such as CCD focal plan arrays. The use of the described structures in CMOS
ICs would allow radiation tolerant ICs to be fabricated with commercial, bulk CMOS processes, greatly reducing
manufacturing costs when compared to the cost of fabricating ICs on dedicated, radiation-hardened process
lines. Ó 2000 Published by Elsevier Science Ltd. All rights reserved.
1. Introduction
The process of radiation hardening a commercial
integrated circuit (IC) for use in space or other radiation
environments often includes redesigning circuits, layout
and fabrication of a new mask set, and fabrication of the
new design using a silicon-on-insulator or silicon-
on-sapphire (SOI/SOS) fabrication line. The resulting
cost is high because each of the steps is costly. Therefore,
it is highly advantageous if ICs fabricated on commer-
cial, bulk CMOS lines can be made radiation tolerant
just by the use of appropriate circuit designs and layout
techniques [1–3]. Such ICs still have design-related costs
associated with traditional methods of making an IC
radiation hardened. However, the high cost of devel-
oping and maintaining a separate fabrication facility for
radiation-hardened components is eliminated. Although
the resulting IC might or might not be suitable for
strategic (nuclear weapon) applications, such parts
would be useful in less harsh radiation environments,
such as low-earth orbit space applications [4].
There are three reliability problems that eect CMOS
ICs exposed to space or other nuclear radiation: total
dose eects, dose rate eects, and single event eects.
The two most significant total-dose reliability problems
are subthreshold, gate, end-around leakage current and
threshold voltage shift. Subthreshold, gate, end-around
leakage occurs when CMOS ICs fabricated with a
commercial, bulk CMOS processes are exposed to ion-
izing radiation. The radiation breaks Si–O2 bonds in the
field oxide. The resulting negative charge is usually
swept away while the resulting positive charge is less
mobile and remains in the oxide [5]. Thus, the field oxide
develops a positive charge, which attracts negatively
charged electrons from the silicon under the oxide to-
ward the Si/SiO2 interface. This causes the intrinsic
semiconductor material to become slightly N-type and
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conductive near the surface. When this occurs adjacent
to the channel of an N-channel field eect transistor in
the thin birdÕs beak region of the field oxide, as shown in
Fig. 1, a conductive path around the end of the gate is
formed. When the drain–source voltage (VDS) becomes
positive, a parasitic current is thus allowed to flow from
the drain to the source, even when the gate voltage (VGS)
is below the threshold voltage (VTH), as shown in Fig. 2
[6]. This current is referred to as radiation-induced,
subthreshold, gate, end-around, leakage current. In
digital ICs, this parasitic current degrades logic gate
noise margins, propagation delays, and rise and fall
times. In analog and mixed-mode circuits, the parasitic
current is an especially acute problem because it changes
circuit gain, bias points, frequency response, dynamic
range, power consumption, and other parameters that
can quickly lead to complete system failure.
A radiation-hardened field oxide is available in many
SOI/SOS processes that are intended for fabricating
radiation-hardened ICs. However, this is not an option
in typical commercial, bulk CMOS processes. Previous
attempts to deal with the problem of radiation-induced,
subthreshold, gate, end-around, leakage current in de-
vices fabricated with commercial processes include the
use reentrant-gate transistors, sometimes referred to as
annular-gate transistors [7]. Although this approach is
eective, it places a rather high lower bound on mini-
mum gate eective width, which can severely restrict
circuit design options, performance, and can increase
power consumption. It also yields a significantly larger
device which decreases IC functional density. However,
an alternative transistor design has recently been devel-
oped at the US Naval Postgraduate School for use in
radiation-tolerant ICs that are fabricated on a com-
mercial, bulk CMOS line.
Many commercial CMOS processes have two layers
of polysilicon (poly) [8]. One is for use as the primary
poly layer for implementing the gate(s) of field eect
transistors. The other, sometimes called the electrode
layer, is for use as a secondary poly layer for imple-
menting floating-gate devices such as electrically eras-
able programmable read only memories (EEPROMs),
erasable programmable logic devices (EPLDs), and
charge coupled devices (CCDs) such as CCD focal plane
arrays. This article experimentally investigates the use of
the electrode layer for creating a structure that overlaps
the poly gate in the bird’s beak region of the field oxide
at both edges of the transistor channel and can be biased
to compensate for the charge in the field oxide, thus
significantly reducing radiation-induced, subthreshold,
gate, end-around, leakage current.
2. Electrode compensation structure
Figs. 3 and 4 (not drawn to scale) show a top view of
an N-channel FET that has been modified by the addi-
tion of an electrode compensation structure [9] which
covers the thin birdÕs beak [10] region of the field oxide
at both edges of the transistor channel. When the elec-
trode compensation structure is biased negative relative
to the substrate, the resulting electric field between the
structure and the substrate compensates for the electric
field between the oxide and the substrate that is created
Fig. 1. End view of N-channel FET profile.
Fig. 2. Top view of N-channel FET showing leakage path.
Fig. 3. Top view of modified N-channel FET with the electrode
structure for compensating radiation-induced, subthreshold,
gate, end-around leakage current.
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by the radiation-induced positive charge in the field
oxide in the birdÕs beak region. Negatively charged
electrons are no longer attracted to the surface of the
substrate under the thin field oxide in the bird’s beak
region, thus eliminating the conducting path around the
edge of the gate and the resulting subthreshold, gate,
end-around, leakage current.
A minor drawback of using electrode compensation
structures can be seen from Fig. 3. The physical size of
the transistor has been slightly increased because of two
reasons. First, the spaces between the source contacts
and the primary gate and between the drain contacts
and the primary gate have increased. However, it should
be noted that the actual length of the primary gate is not
changed and thus transconductance, circuit speed, etc.
are not aected. Second, conduction at each edge of the
channel is prevented by the biased electrode compensa-
tion structure. Thus, transistor channels must be made
slightly wider than if they did not have the electrode
compensation structure.
A second potential drawback of using electrode
compensation structures is that one additional on-chip
voltage is required to bias the electrode structure, typi-
cally ÿ5.0 V. However, the only current that flows
through the electrodes is an oxide leakage current which
is extremely small. The required low-current voltage can
be generated on-chip with a voltage conversion circuit
and no additional power supply or o-chip power dis-
tribution network is required.
A third potential drawback of using electrode com-
pensation structures is the slight, parasitic, shunt ca-
pacitance from the primary polysilicon gate to the
electrode structure. Although not at ground potential,
the electrode structure is an AC ground and this shunt
capacitance will add in parallel with any other shunt
capacitance between the primary polysilicon gate and
ground. Although the additional shunt capacitance from
the electrode structure is a few femtofarads and usually
quite small relative to the gate capacitance of the tran-
sistor, it is possible that in some circuits the additional
capacitance will reduce operating speed.
It is relatively straightforward to model the behavior
of an FET that has not been damaged by radiation [11]
and to calculate the value of the subthreshold leakage
current [12]. However, modeling a radiation-damaged
FET [13,14] and calculating the value of the radiation-
induced, gate, end-around, subthreshold leakage current
is extremely dicult, especially when one does not have
access to all the pertinent fabrication parameters.
Therefore, the electrode compensation structure de-
scribed here has not yet been modeled. However, a new
version of the solid-state device modeling software by
Silvaco International has recently become available [15].
This new version can be used to study some of the eects
of ionizing radiation on solid state devices.
To test and evaluate the electrode compensation
structure illustrated in Figs. 3 and 4, it has been imple-
mented in both N-channel and P-channel FETs of sev-
eral dierent sizes on a custom test and evaluation IC.
The IC also contains some standard transistor structures
for use as experimental controls. The sources, gates, and
drains of all devices are connected directly to output
pins so that device characteristics can be measured
without the influence of pad drivers, receivers, or elec-
trostatic discharge protection (ESD) circuits. To keep IC
fabrication costs at a minimum, the metal oxide semi-
conductor integration service (MOSIS) was used to
fabricate the IC [16]. The least expensive available pro-
cess was used, thus the transistors utilize a 2 lm gate
length. Although this is relatively large compared to
current trends, the structure described here and the re-
sults obtained are applicable to transistors with smaller
feature sizes.
For this research, three dierent transistor gate
widths were implemented, 4 lm wide, 20 lm wide, and
40 lm wide. The primary gate oxide thickness between
the channel and the primary polysilicon gate is ap-
proximately 400 A. The secondary polysilicon gate
(electrode) is above the primary gate; thus, the primary
gate is between the electrode and the substrate. The
secondary oxide thickness between the primary polysil-
icon gate and the electrode is approximately 750 A. The
field oxide thickness is approximately 6000 A. Target
threshold voltages were 0.75 V for the N-channel de-
vices and ÿ0.75 V for the P-channel devices.
In some double-poly-CMOS fabrication processes,
the secondary polysilicon layer is below the primary
polysilicon layer. In this instance, the secondary poly-
silicon layer, which is still referred to as the electrode
layer, can still be used to implement compensation
structures similar to that shown in Figs. 3 and 4.
However, when the electrode lies between the channel
and the primary polysilicon gate, the electrode com-
pensation structure shown in Figs. 3 and 4 do not have
to be longer than the gate of the FET, as illustrated in
Figs. 5 and 6, in order to create an electric field between
the electrode structure and the FET channel. This has
Fig. 4. Side view of modified N-channel FET profile with
electrode structure for compensating radiation-induced, sub-
threshold, gate, end-around, leakage current.
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a slight advantage in that, the physical area of the
transistor can be slightly reduced because of the decrease
in space between the edge of the gate and the edge of the
source and drain ohmic contacts.
3. Radiation testing equipment and procedures
The test and evaluation IC was packaged in a ce-
ramic dual in-line package (CERDIP) and irradiated
with a Gammacell 220 cobalt-60 source with a dose rate
of approximately 16 rad(Si)/s. FET gates were biased at
5.0 V during irradiation, with sources and drains
connected to ground. Electrode compensation structures
were biased at ÿ5.0 V. Measurements of FET threshold
voltage, subthreshold leakage current, and mobility were
made before, during, and after the irradiation process.
After a total dose of 400 krad (Si), the test and evalua-
tion IC was annealed at room temperature for 21 days.
During this anneal, FET gates were biased at 5.0 V,
with sources and drains connected to ground. The
electrode compensation structures were biased at
ÿ5.0 V. After this anneal step, FET threshold voltage,
subthreshold leakage current, and mobility were again
measured. Next, the IC was annealed at 100°C for 168 h,
in accordance with MIL-STD 883. FET gates were bi-
ased at 5.0 V during annealing, with sources and
drains connected to the ground. Electrode compensation
structures were biased at ÿ5.0 V. Measurements of FET
threshold voltage, subthreshold leakage current, and
mobility were made again after this anneal step. It
should be noted that the first, room-temperature anneal
step was not necessary to comply with MIL-STD 883,
and it was not originally planned to be a part of the
experiment. However, it was not possible to perform the
elevated temperature anneal immediately after comple-
tion of irradiation due to equipment availability.
FET parameters were measured on a Hewlett-Pack-
ard 4145B semiconductor parameter analyzer. For
measuring subthreshold current, VDS was held at the
industry standard value of 0.1 V. Before irradiation,
the subthreshold leakage current was measured at the
standard value for VGS of 0.0 V for enhancement-mode,
N-channel FETs. However, the fabrication process used
was known in advance to have a significant, radiation-
induced negative threshold voltage shift. If post-irradi-
ation measurements of VTH were made with a VGS of 0 V,
the subthreshold leakage current would have a nat-
ural tendency to increase because the measurement
would be performed at a value of VGS closer to VTH. In
fact, for higher doses of radiation, subthreshold leakage
current cannot be measured at a VGS value of 0 V be-
cause the radiation-shifted value of VTH would be less
than 0 V and the FET channel would be turned on.
Therefore, after irradiation, the threshold voltage was
measured before the subthreshold leakage current was
measured. Subthreshold leakage current was then mea-
sured with VGS held below 0.0 V by an amount equal to
the radiation-induced negative shift in the threshold
voltage. Thus, for all levels of irradiation, the sub-
threshold leakage current was measured at a value of
VGS that is constant, relative to the radiation-shifted
value of VTH.
4. Radiation testing results
4.1. NFET results
As mentioned previously, whenever the subthreshold
leakage current was measured, the threshold voltage had
to be measured first in order to determine the proper
value of VGS at which to measure the subthreshold
leakage current. Fig. 7 plots typical measurements ob-
tained for threshold voltage as a function of the total
dose for the narrow (gate width  4 lm) control NFET
and the narrow NFET with the electrode compensation
structure. Post-anneal measurements are also shown on
the plot for both devices. As expected, the fabrication
Fig. 5. Top view of modified N-channel FET with electrode
compensation structure for fabrication process with primary
polysilicon layer above secondary polysilicon layer.
Fig. 6. Side view of modified N-channel FET profile with
electrode compensation structure for fabrication process with
primary polysilicon layer above secondary polysilicon layer.
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process is not very tolerant of the radiation and signif-
icant thresholds voltage shift occurred from a buildup of
charge in the gate oxide. It can also be seen from Fig. 7
that the electrode compensation structure illustrated in
Figs. 3 and 4 does not have a significant eect on the
threshold voltage, which is an expected and desirable
result. The electrode structure is designed to compensate
for the radiation-induced, subthreshold, gate, end-
around, leakage current. Although the VTH shift indi-
cated in Fig. 7 is enough to cause some circuits and
systems to fail completely, other structures and tech-
niques are under investigation for compensating for
threshold voltage shift.
The influence the electrode compensation structure
has over the subthreshold leakage current can be seen in
Fig. 8. This figure is a plot of typical measurements that
were obtained for the subthreshold leakage current for
the narrow control NFET and the narrow NFET with
the electrode compensation structure. Post-anneal mea-
surements are also shown on the plot for both devices.
Referring to Fig. 8, the subthreshold leakage current of
the NFET with the electrode compensation structure is
less than the subthreshold leakage current of the control
NFET for all levels of total dose. The dierence peaks at
approximately six orders of magnitude at a total dose of
200 krad, is approximately five orders of magnitude at a
total dose of 400 krad, and is still greater than one order
of magnitude after the second, elevated-temperature
anneal.
The demonstrated decrease in subthreshold leakage
current between the control NFET and the NFET with
the electrode compensation structure is significant for
digital logic circuits and greatly reduces the radiation-
induced degradation of logic circuit parameters such as
noise margins, propagation delay, and power con-
sumption. For analog and mixed-mode circuits, which
are usually more sensitive to transistor parameters than
digital logic circuits, the decrease in subthreshold leak-
age current is extremely significant and will prevent
major, radiation-induced changes in bias points, gain,
frequency response, power consumption, etc. This large
reduction in subthreshold leakage current could very
easily be the dierence between operation within speci-
fied limits and complete circuit and system failure.
The influence of FET width on the characteristics of
the electrode compensation structure were also investi-
gated. As with the narrow NFET, the threshold voltage
had to be measured before the subthreshold leakage
current could be measured in order to determine the
proper value of VGS at which to measure the sub-
threshold leakage current. Fig. 9 plots typical measure-
ments obtained for threshold voltage as a function of
total dose for the wide (gate width  40 lm) control
NFET and the wide NFET with the electrode compen-
sation structure. Post-anneal measurements are also
shown on the plot for the control NFET but not for the
NFET with the electrode compensation structure. This
is because the NFET with the electrode compensation
structure was inadvertently damaged by static electricity
when it was being connected to the bias supply for the
Fig. 8. Plot of narrow N-channel FET subthreshold leakage
current as a function of the total dose.
Fig. 9. Plot of wide N-channel FET threshold voltage as a
function of the total dose.
Fig. 7. Plot of narrow N-channel FET threshold voltage as a
function of the total dose.
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first anneal step. As mentioned previously, in order to
obtain true measurements of the FET parameters, the
test and evaluation IC was designed without ESD pro-
tection circuits. It should be noted that the resulting
damage is 100% attributable to human error and is in no
way indicative of an increased sensitivity to ESD dam-
age because of the electrode compensation structure,
although the aect of the electrode compensation
structure on ESD sensitivity is an issue that has not been
investigated. Referring to Fig. 9, the electrode structure
does not have a significant eect on the threshold volt-
age of the wide NFET. This is a desirable result and is
nearly identical to the result obtained with the narrow
NFET.
For the wide NFET, the influence the electrode
compensation structure has over the subthreshold leak-
age current can be seen in Fig. 10. This figure is a plot of
typical measurements that were obtained for both the
wide control NFET and the wide NFET with the elec-
trode compensation structure. Post-anneal measure-
ments are also shown on the plot for the control NFET
but not for the NFET with the electrode compensation
structure. As mentioned previously, this device was in-
advertently damaged by static electricity when it was
being connected to the bias supply for the first anneal
step. Referring to Fig. 10, the subthreshold leakage
current of the NFET with the electrode compensation
structure is less than the leakage current of the control
NFET for all levels of total dose. As with the narrow
NFET, the dierence peaks at approximately six orders
of magnitude at a total dose of 200 krad and is ap-
proximately five orders of magnitude at a total dose of
400 krad. The decrease in the subthreshold leakage
current between the control NFET and the NFET with
the electrode compensation structure is significant for
digital circuits and extremely significant for analog and
mixed-mode circuits.
The influence of the electrode compensation structure
bias voltage on the subthreshold leakage current was
also investigated. For this experiment, NFETs were ir-
radiated at the previously mentioned dose rate of ap-
proximately 16 rad(Si)/s. During irradiation, gate
voltages were held at a constant bias of 5.0 V with the
sources and drains connected to ground. The electrode
compensation structures were held at a constant bias of
ÿ5.0 V. After each step in the irradiation process, the
threshold voltage and then the subthreshold leakage
current were measured. This leakage current was mea-
sured twice, once with the electrode voltage at ÿ5.0 V
and a second time with the electrode voltage at ÿ15.0 V.
After receiving a total dose of 160 krad(Si), the tran-
sistors were annealed at 100°C for 168 h, in accordance
with MIL-STD 883. FET gates were biased at 5.0 V
during annealing, with sources and drains connected to
ground. The electrode compensation structure was held
at ÿ5.0 V during the anneal step. After the anneal, FET
parameters were measured again.
As in the previously described experiments, the
threshold voltage had to be measured before the sub-
threshold leakage current could be measured in order to
determine the proper value of VGS at which to measure
the subthreshold leakage current. Fig. 11 plots typical
measurements obtained for threshold voltage as a
function of total dose for the wide (gate width  40 lm)
control NFET and the wide NFET with the electrode
compensation structure. Post-anneal measurements are
also shown on the plot for both the control NFET and
the NFET with the electrode compensation structure.
Referring to Fig. 11, this part of the experiment confirms
previous results that the electrode compensation struc-
ture does not have a significant eect on the threshold
voltage of the wide NFET. It should be noted that the
threshold voltage plot for the NFET with the electrode
compensation structure with the bias voltage set at
Fig. 10. Plot of wide N-channel FET subthreshold leakage
current as a function of the total dose.
Fig. 11. Plot of wide N-channel FET threshold voltage as a
function of the total dose.
960 D.J. Fouts et al. / Microelectronics Reliability 40 (2000) 955–963
ÿ15.0 V is exactly the same as the plot with the bias
voltage at ÿ5.0 V.
The influence of the electrode compensation structure
voltage over the subthreshold leakage current can be
seen in Fig. 12. This figure is a plot of typical mea-
surements that were obtained for both the wide control
NFET and the wide NFET with the electrode compen-
sation structure. Post-anneal measurements are also
shown on the plot for both NFETs. Referring to Fig. 12,
with the electrode voltage at ÿ5.0 V, the leakage current
of the NFET with the electrode compensation structure
is less than the leakage current of the control NFET for
all levels of total dose. The dierence peaks at approx-
imately six orders of magnitude at a relatively low total
dose of 40 krad, is approximately four orders of mag-
nitude at a total dose of 160 krad, and is approximately
five orders of magnitude after the anneal. With the
electrode voltage at ÿ15.0 V, the leakage current of the
NFET with the electrode compensation structure is even
less than with the electrode voltage set at ÿ5.0 V. This
holds true for all levels of total dose. The reduction in
the leakage current attributable to the increased negative
bias voltage on the electrode peaks at approximately two
orders of magnitude at a total dose of 160 krad and is
approximately one order of magnitude after the anneal.
This further decrease in leakage current is significant for
digital circuits and is extremely significant for analog
and mixed-mode circuits. However, it should be noted
that with contemporary, submicron, fabrication pro-
cesses, primary and secondary gate oxides are very thin
and a bias of ÿ15 V could punch through the oxide with
some processes.
4.2. NFET mobility
It was mentioned previously that transistor mobility
was also one of the parameters that was measured be-
fore, during, and after transistor irradiation. Mobility is
an important factor in determining the transconduc-
tance of a transistor and of a circuit. This has a major
influence on both the noise margins and the switching
speed of digital logic circuits. In analog and mixed-mode
circuits, transconductance, and thus mobility has a
major influence on bias points, gain, and frequency re-
sponse. For typical wide and narrow NFETs that were
irradiated with an electrode compensation structure bias
of ÿ5.0 V, the influence of the structure on the mobility
as a function of the total dose is plotted in Fig. 13. It was
anticipated that the electrode compensation structure
would have very little influence on mobility, which was
the desired eect. As can be seen from Fig. 13, this
turned out to be the case. Although all the NFETs had
an expected slight decrease in mobility as total dose in-
creased [17], the decrease in mobility was not significant
for any of the devices. Further, the slight mobility dif-
ferences between the control NFETs and the NFETs
with the electrode compensation structure do not appear
to be caused by the structure but are within measure-
ment error and expected processing tolerances.
For typical wide NFETs that were irradiated with a
bias of ÿ15.0 V on the electrode compensation struc-
ture, the influence of the structure on the mobility as a
function of total dose is plotted in Fig. 14. Again, it was
anticipated that the electrode compensation structure
would have very little influence on mobility, which was
the desired eect. As can be seen from Fig. 14, this
turned out to be the case. Although all the NFETs had
an expected slight decrease in mobility as the total dose
Fig. 12. Plot of wide N-channel FET subthreshold leakage
current as a function of the total dose.
Fig. 13. Mobility as a function of the total dose for N-channel
FETs with a ÿ5.0 V bias on the electrode compensation
structure.
Fig. 14. Mobility as a function of the total dose for N-channel
FETs with a ÿ15.0 V bias on the electrode compensation
structure.
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increased, the decrease in mobility was not significant
for any of the devices. Further, the slight mobility dif-
ferences between the control NFETs and the NFETs
with the electrode compensation structure do not appear
to be caused by the structure but are within measure-
ment error and expected processing tolerances.
4.3. PFET results
The electrode structure described in this article is
primarily intended to reduce the radiation-induced,
subthreshold, gate, end-around, leakage current in
N-channel field eect transistors. The structures are not
expected to reduce the subthreshold leakage current in
P-channel transistors. This is because with PFETs, even
though the polarity of the channel is opposite to the
polarity of the NFET channel, the radiation-induced
charge that collects in the field oxide is still positive.
Thus, when negatively charged electrons collect at the
surface of the substrate underneath the field oxide in the
birdÕs beak region, the resulting N-type material forms a
P–N junction with the PFET channel, rather than an
N-type extension of an N-type channel. Further, de-
pending on transistor bias, the P–N junction is either
reversed biased, unbiased, or slightly forward biased but
not enough to cause a significant forward current flow
through the junction. In any case, only a very small
amount of subthreshold leakage current flows. To con-
firm this qualitative analysis, the test and evaluation IC
contained both control PFETs and PFETs that have
electrode compensation structures.
Fig. 15 plots typical measurements obtained for
threshold voltage as a function of total dose for the wide
(gate width  40 lm) control PFET and the wide PFET
with the electrode compensation structure. As in the
previously described experiments, the threshold voltage
had to be measured before the leakage current could be
measured in order to determine the proper value of VGS
at which to measure the subthreshold leakage current.
Post-anneal measurements are also shown on the plot
for both the control PFET and the PFET with the
electrode compensation structure. Referring to Fig. 15,
this part of the experiment confirms that the electrode
structure does not have a significant eect on the
threshold voltage of the wide PFET.
For the wide PFET, the influence the electrode com-
pensation structure has over the subthreshold leakage
current can be seen in Fig. 16. This figure is a plot of the
typical measurements that were obtained for both the
wide control PFET and the wide PFET with the elec-
trode compensation structure. Post-anneal measure-
ments are also shown on the plot for both types of
transistors. Referring to Fig. 16, it can be seen that the
electrode compensation structure does not significantly
aect the subthreshold leakage current. In fact, the
subthreshold leakage current remains relatively small
even at high doses of radiation, as is expected with the
P-channel FET. The variations in subthreshold leakage
current shown in Fig. 16 are the result of slight variations
in the transistor characteristics and measurement error.
4.4. PFET mobility
For wide PFETs, the influence of the electrode
compensation structure on the mobility as a function of
total dose was measured. Fig. 17 is a plot of the typical
mobility measurements for both wide control PFETs
and wide PFETs that include electrode compensation
structures. Measurements include post-anneal values for
both anneal steps. It was anticipated that the electrode
Fig. 15. Plot of wide P-channel FET threshold voltage as a
function of the total dose.
Fig. 16. Plot of wide P-channel FET subthreshold leakage
current as a function of the total dose.
Fig. 17. Mobility as a function of the total dose for wide
P-channel FETs.
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structure would have very little influence on PFET
mobility, which was the desired eect. As can be seen
from Fig. 17, this turned out to be the case. Although
both types of PFETs had an expected slight decrease in
mobility as total dose increased, the decrease in mobility
was not significant for either device. Furthermore, the
slight mobility dierences between the control PFETs
and the PFETs with the electrode compensation struc-
ture do not appear to be caused by the structure but are
within measurement error and expected processing tol-
erances.
5. Conclusions
The use of second-layer polysilicon, normally used
for floating-gate devices such as EEPROMs and FPLAs,
and charge-coupled devices such as CCD focal plane
arrays, has been experimentally investigated for fabri-
cating structures that can compensate for radiation-
induced, subthreshold, gate, end-around, leakage current
in integrated circuits fabricated with a commercial,
bulk CMOS process. The described structures have been
radiation tested and the characteristics quantified. The
structures could prove to be a very useful and an inex-
pensive way for making ICs fabricated with commercial,
bulk CMOS processes more tolerant of moderate levels
of radiation and more reliable in low earth orbit space
and other applications where electronic systems are
subjected to moderate levels of ionizing radiation.
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